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Abstract—We propose a three-stage load balancing packet
switch and its configuration scheme. The input- and central-
stage switches are bufferless crossbars, and the output-stage
switches are buffered crossbars. We call this switch ThRee-
stage Clos-network swItch with queues at the middle stage and
DEtermiNisTic scheduling (TRIDENT), and the switch is cell
based. The proposed configuration scheme uses predetermined
and periodic interconnection patterns in the input and central
modules to load-balance and route traffic, therefore; it has low
configuration complexity. The operation of the switch includes a
mechanism applied at input and output modules to forward cells
in sequence. TRIDENT achieves 100% throughput under uniform
and nonuniform admissible traffic with independent and identical
distributions (i.i.d.). The switch achieves this high performance
using a low-complexity architecture while performing in-sequence
forwarding and no central-stage expansion or memory speedup.
Our discussion includes throughput analysis, where we describe
the operations the configuration mechanism performs on the
traffic traversing the switch, and proof of in-sequence forwarding.
We present a simulation analysis as a practical demonstration
of the switch performance under uniform and nonuniform i.i.d.
traffic.
Index Terms—Clos-network switch, load-balancing switch, in-
order forwarding, high performance switching, packet scheduling,
packet switching, matrix analysis.
I. Introduction
Clos networks are very attractive for building large-size
switches [1]. Most Clos-network switches adopt three stages,
where each stage uses switch modules as building blocks. The
modules of the first, second, and third stages are called input,
central, and output modules, and they are denoted as IM, CM,
and OM, respectively. Overall, Clos-network switches require
fewer switching units (crosspoint elements), than a single-
stage switch of equivalent size, and thus may require less
building hardware. The hardware reduction of a Clos-network
switch often increases its configuration complexity. In general,
a Clos-network switch requires configuring its modules before
forwarding packets through them.
We consider for the remainder of this paper that the pro-
posed packet switch is cell-based; this is, upon arrival in an
input port of a switch, packets of variable size are segmented
into fixed-size cells and re-assembled at the output port, after
being switched through the switch. The smallest size of a cell
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depends on the response time of the fabric and reconfiguration
time.
Clos-network switches can be categorized based on whether
a stage performs space- (S) or memory-based (M) switching
into SSS (or S3) [2], [3], MSM [4]–[8], MMM [9]–[13], SMM
[14], and SSM [15], [16], among the most popular ones. Com-
pared to the other categories, S3 switches require the smallest
amount of hardware, but their configuration complexity is
high. Despite having a reduced configuration time, MMM
switches, must deal with internal blocking and the multiplicity
of input-output paths associated with diverse queuing delays
[9], [17]. In general, switches with buffers in either the central
or output stage are prone to forwarding packets out of sequence
because of variable queue lengths, making in-sequence trans-
mission mechanisms or re-sequencing a required feature.
Traffic load balancing is a technique that improves the
performance of switching and reduces the configuration com-
plexity [18]. Such a technique is especially attractive for its
application to Clos-network switches as these suffer from
high configuration complexity. A large number of network
applications such as those used in network virtualization
and data center network, adopt load balancing techniques to
obtain high performance [19]–[21]. Load balancing finds its
application in wireless networks [22]–[24].
Predetermined and periodic permutations scheduling mech-
anism may be used for load-balancing and routing to achieve
high switching performance [9], [25], [26]. A switch using
a deterministic and periodic schedule may require queues
between the load-balancing and routing stages. These queues
store the cells while they wait for forwarding. These queues en-
able multiple interconnection paths between the load-balancing
stage and the other stages of the switch, but they also make
these switches prone to forwarding cells out of sequence [18].
Re-sequencing [27] and out-of-sequence prevention mecha-
nisms [28], [29], as they become switch components, may
affect the switching performance and increase complexity.
The issues above raise the question, can a load-balancing
Clos-network switch attain high switching performance, low
configuration complexity, and in-sequence cell forwarding
without resorting to memory speedup nor switch expansion?
We answer this question affirmatively in this paper by
proposing a load-balancing Clos-network switch that has
buffers placed between the IMs and CMs. Furthermore, we
use OMs implemented with buffered crossbars with per-flow
queues. The switch is called ThRee-stage Clos swItch with
queues at the middle stage and DEtermiNisTic scheduling
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2(TRIDENT). This switch uses predetermined and periodic
interconnection patterns for the configuration of IMs and CMs.
The incoming traffic is load-balanced by IMs and routed by
CMs and OMs. The result is a switch that attains high through-
put under admissible traffic with independent and identical
distribution (i.i.d.) and uses a configuration scheme with O(1)
complexity. The switch also adopts an in-sequence forwarding
mechanism at the input ports and output modules to keep cells
in sequence.
The motivation for adopting this configuration method is
its simplicity and low complexity. For instance, TRIDENT
reduces the amount of hardware needed by another load
balancing switch [26] and it also reduces the complexity
of the in-sequence mechanism. The configuration approach
used by TRIDENT also provides full utilization of the switch
fabric and requires a small configuration time because of its
predeterministic and periodic pattern. Our solution overcomes
the required module or port matching, which are complex and
time consuming, as required by other schemes.
We analyze the performance of the proposed switch by
modeling the effect of each stage on the traffic passing through
the switch. In addition, we study the performance of the
switch through traffic analysis and by computer simulation.
We show that the switch attains 100% throughput under several
admissible traffic models, including traffic with uniform and
nonuniform distributions, and demonstrate that the switch for-
wards cells to the output ports in sequence. This high switching
performance is achieved without resorting to speedup nor
switch expansion.
The remainder of this paper is organized as follows: Section
II introduces the TRIDENT switch. Section III presents the
throughput analysis of the proposed switch. Section V presents
a proof of the in-sequence forwarding property of TRIDENT.
Section VI presents a simulation study on the performance of
the proposed switch. Section VII presents our conclusions.
II. Switch Architecture
The TRIDENT switch has N inputs and N outputs, each
denoted as IP(i, s) and OP( j, d), respectively, where 0 ≤
i, j ≤ k − 1, 0 ≤ s, d ≤ n − 1, and N = nk. Figure
1 shows the architecture of TRIDENT. This switch has k
n × m IMs, m k × k CMs, and k m × n OMs. Table I lists
the notations used in the description of TRIDENT. In the
remainder of this paper, we set n = k = m for symmetry and
cost-effectiveness. The IMs and CMs are bufferless crossbars
while the OMs are buffered ones. In order to preserve the
staggered symmetry and in-order delivery [30], this switch
uses a fixed and predetermined configuration sequence, and
a reverse desynchronized configuration scheme in CMs. The
staggered symmetry and in-order delivery refers to the fact
that at time slot t, IP(i, s) connects to CM(r) which connects
to OM( j). Then at the next time slot (t + 1), IP(i, s) connects
to CM((r + 1) mod m), which also connects to OM( j). This
property enables us to easily represent the configuration of
IMs and CMs as a predetermined compound permutation that
repeats every k time slots. This property also ensures that cells
experience similar delay under uniform traffic, and the incor-
poration of the in-sequence mechanism enables preserving this
delay under nonuniform traffic, as Section V shows.
The switch has virtual input-module output port queues
(VIMOQs) between the IMs and CMs to store cells coming
from IM(i) and destined to OP( j, d), and each queue is
denoted as VIMOQ(r, i, j, d). Each output of an IM is denoted
as LI (i, r). Each output of a VIMOQ is connected to a CM.
Each input and output of a CM are denoted as IC(r, p) and
LC(r, j), respectively. Each OP has Nk crosspoint buffers, each
denoted as CB(r, j, d, i, s) and designated for the traffic from
each IP traversing different CMs to an OP. A flow control
mechanism operates between a CB and VIMOQs to avoid
buffer overflow and underflow [31].
Cells are sent from IPs through the IMs for load balancing
and then queued at VIMOQs before they are forwarded to their
destined OMs through the CMs.
TABLE I
Notations used in the description of the TRIDENT switch
Term Description
N Number of input/output ports.
n Number of input/output ports for each IM
and OM.
m Number of CMs.
k Number of IMs and OMs, where k = Nn .
IP(i, s) Input port s of IM(i), where 0 ≤ i ≤ k −
1, 0 ≤ s ≤ n − 1.
IM(i) Input module i.
CM(r) Central Input Module r , where 0 ≤ r ≤
m − 1.
LI (i, r) Output link of IM(i) connected to CM(r).
IC (r, p) Input port p of CM(r).
LC (r, j) Output link of CM(r) connected to
OM(j).
VIMOQ(r, i, j, d) VIMOQ at input of CMs that stores cells
from IM(i) destined to OP(j, d).
CB(r, j, d, i, s) Crosspoint buffer at OM(j) that stores cells
from IP(i, s) going through CM(r) and
destined to OP(j, d).
OP(j, d) Output port d at OM(j).
A. Module Configuration
The IMs are configured based on a predetermined sequence
of k disjoint permutations, where one permutation is applied
each time slot. We call a permutation disjoint from the set of
permutations if the input-output pair interconnection is unique
in one and only one of the k permutations. Cells at the inputs
of IMs are forwarded to the outputs of the IMs determined by
the configuration at that time slot. A cell is then stored in the
VIMOQ corresponding to its destination OP.
Similar to the IMs, CMs are configured based on a predeter-
mined sequence of k disjoint permutations. Unlike IMs, CMs
follow a desynchronized configuration; a different permutation
is used each time slots, and the configuration follows a cycle
but in counter clock manner to that of the IM. The Head-
of-Line (HoL) cell at the VIMOQ destined to OP( j, d) is
forwarded to its destination when the input of the CM is
connected to the input of the destined OM( j). Else, the HoL
cell waits until the required configuration takes place. The
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Fig. 1. TRIDENT switch.
forwarded cell is queued at the CB of its destination OP once
it arrives in the OM.
The configurations of the bufferless IMs and CMs are as
follows. At time slot t, IM input IP(i, s) is interconnected to
IM output LI (i, r), as follows:
r = (s + t) mod m (1)
and each CM input IC(r, p) is interconnected to output LC(r, j)
as follows:
j = (p − t + r) mod k . (2)
The use of CBs at an OP allows forwarding a cell from of a
VIMOQ to its destined output without requiring port matching
[15].
Table II shows an example of the configuration of the IMs
and CMs of a 9×9 TRIDENT switch. Because k = 3, the
example shows the configuration of three consecutive time
slots. In this table, we use w → x to denote an interconnection
between w and x. Figure 2 shows the configuration of the
modules.
B. Arbitration at Output Ports
Each output port has a round-robin arbiter to keep track of
the next flow to serve, and N flow pointers to keep track of
the next cell to serve for each flow. Here, a flow is the set of
cells from IP(i, s) destined to OP( j, d). An output port arbiter
selects the flow to serve in a round-robin fashion. For this
selection, the output arbiter selects the HoL cell of a CB if
the cell’s order matches the expected cell order for that flow.
Because the output port arbiter selects the older cell based on
the order of arrival to the switch, this selection prevents out-
of-sequence forwarding. We discuss this property in Section
V. Furthermore, the round-robin schedule ensures fair service
for different flows. If there is no HoL cell with the expected
value for a particular flow, the arbiter moves to the next flow.
C. Analysis of Crosspoint Buffer Size
In this section, we show that no CB queue in the switch
receives more than one cell in a time slot and those who
receive cells at a rate of 1/kN are served at rates of 1/kN .
Let us consider a scenario where all the IPs in the switch only
have traffic for one OP. The largest admissible arrival rate at
an IP is:
λi,s, j,d =
1
N
(3)
The input load, λi,s, j,d , gets load-balanced to VIMOQs at a
rate of 1m . The aggregate traffic arrival rate at a VIMOQ from
an IM, RV , is:
RV =
1
m
n∑
i=0
λi,s, j,d =
n
mN
(4)
because m = n = k, therefore,
RV =
1
N
(5)
The aggregate traffic rate at a CM for an OP is:
RCM =
k∑ 1
N
=
1
k
(6)
4TABLE II
Example of configuration of modules in a 9 × 9 TRIDENT switch.
Configuration
Time slot IM(0) CM(0) IM(1) CM(1) IM(2) CM(2)
t = 0
IP(0, 0) → LI (0, 0) Ic (0, 0) → LC (0, 0) IP(1, 0) → LI (1, 0) Ic (1, 0) → LC (1, 1) IP(2, 0) → LI (2, 0) Ic (2, 0) → LC (2, 2)
IP(0, 1) → LI (0, 1) Ic (0, 1) → LC (0, 1) IP(1, 1) → LI (1, 1) Ic (1, 1) → LC (1, 2) IP(2, 1) → LI (2, 1) Ic (2, 1) → LC (2, 0)
IP(0, 2) → LI (0, 2) Ic (0, 2) → LC (0, 2) IP(1, 2) → LI (1, 2) Ic (1, 2) → LC (1, 0) IP(2, 2) → LI (2, 2) Ic (2, 2) → LC (2, 1)
t = 1
IP(0, 0) → LI (0, 1) Ic (0, 0) → LC (0, 2) IP(1, 0) → LI (1, 1) Ic (1, 0) → LC (1, 0) IP(2, 0) → LI (2, 1) Ic (2, 0) → LC (2, 1)
IP(0, 1) → LI (0, 2) Ic (0, 1) → LC (0, 0) IP(1, 1) → LI (1, 2) Ic (1, 1) → LC (1, 1) IP(2, 1) → LI (2, 2) Ic (2, 1) → LC (2, 2)
IP(0, 2) → LI (0, 0) Ic (0, 2) → LC (0, 1) IP(1, 2) → LI (1, 0) Ic (1, 2) → LC (1, 2) IP(2, 2) → LI (2, 0) Ic (2, 2) → LC (2, 0)
t = 2
IP(0, 0) → LI (0, 2) Ic (0, 0) → LC (0, 1) IP(1, 0) → LI (1, 2) Ic (1, 0) → LC (1, 2) IP(2, 0) → LI (2, 2) Ic (2, 0) → LC (2, 0)
IP(0, 1) → LI (0, 0) Ic (0, 1) → LC (0, 2) IP(1, 1) → LI (1, 0) Ic (1, 1) → LC (1, 0) IP(2, 1) → LI (2, 0) Ic (2, 1) → LC (2, 1)
IP(0, 2) → LI (0, 1) Ic (0, 2) → LC (0, 0) IP(1, 2) → LI (1, 1) Ic (1, 2) → LC (1, 1) IP(2, 2) → LI (2, 1) Ic (2, 2) → LC (2, 2)
The traffic arrival rate to a CB, RC , is the aggregate traffic
from an IP through a CM or:
RC =
1
N
RCM =
1
kN
(7)
Therefore, RC ≤ SC for admissible traffic, which implies
that the crosspoint buffer size at OMs does not impact the
performance of the switch because the queue size does not
grow with the input load.
D. In-sequence Cell Forwarding Mechanism
The proposed in-sequence forwarding mechanism of TRI-
DENT is based on tagging cells of a flow at the inputs with
their arriving sequence number, and forwarding cells from the
crosspoint buffers to the output port in the same sequence
they arrived in the input. The policy used for keeping cells
in-sequence is as follows: When a cell of a flow arrives in the
input port, the input port arbiter appends the arrival order to
the cell (for the corresponding flow). After being forwarded
through LI (i, r), the cell is stored at the VIMOQ for the
destination OP. When the CM configuration permits, the cell
is forwarded to the destined OM and stored at the queue for
traffic from the IP to the destined OP traversing that CM. An
OP arbiter selects cells of a flow in the order they arrived
in the switch by using the arrival order carried by each cell.
As an example of this operation, Table III shows the arrival
times of cell c1,1, c2,1, and c2,2, where cy,tx denotes flow y
and arrival time tx to the VIMOQs. Cell c2,1 is queued behind
c1,1, and c2,2 is placed in an empty VIMOQ. Table IV shows
the time slots when the cells are forwarded from the VIMOQ.
For example, when c2,2 leaves the VIMOQ before c2,1. Table
V shows the time slots when the cells are forwarded to the
destination OP after the output-port arbitration is performed.
TABLE III
Time slots of cell arrival to VIMOQs in example of the in-sequence
forwarding mechanism.
Cell arrival time
tx tx+1 tx+2
c1,1
c2,1 c2,2
TABLE IV
Time slots of cells departure from VIMOQs in example of the
in-sequence forwarding mechanism.
Cell departure time slots from VIMOQs
tx tx+1 tx+2 tx+3 tx+4 tx+5 tx+6
c1,1
c2,2 c2,1
TABLE V
Time slots of cells departure from CBs in example of the in-sequence
forwarding mechanism.
Cell departure time slots from CBs
tx tx+1 tx+2 tx+3 tx+4 tx+5 tx+6 tx+7 tx+8
c1,1
c2,1 c2,2
Figure 3 shows a single flow A with two cells, A3 and A4,
arriving at timeslots, t3 and t4, respectively. Let us assume
that no cell of this flow has transited the switch. The cell
that arrives at t3 is appended a tag of 1 (i.e., the order of
arrival) and the cell that arrives at t4 is appended a tag of 2.
Both cells are load balanced and forwarded to different virtual
input module output queues (VIMOQs). As shown in Step
2 of Figure 3, A31 is forwarded to a queue with cells from
other flows, while A42, the younger cell, is forwarded to an
empty queue. Therefore, A42 arrives at the output port (OP)
before A31 (Step 3). Because the pointer of flow A at this OP
has not received any cell for this flow, it currently points to
tag 1. Hence A42 remains at the CB until A31 arrives and is
forwarded out the OP. Thereafter, flow A pointer at this OP is
updated to 2 and A42 is forwarded out the OP.
III. Throughput Analysis
In this section, we analyze the performance of the proposed
TRIDENT switch.
Let us denote the traffic coming to the IMs, CMs, OMs,
OPs, and the traffic leaving TRIDENT as R1, R2, R3, R4 and
R5, respectively. Here, R1 and R2, and R3 are N ×N matrices,
R4 comprises N N × 1 column vectors, and R5 comprises N
scalars. Figure 1 shows these traffic points set at each stage of
TRIDENT with the corresponding labels at the bottom of the
figure.
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Fig. 2. Configuration example of a 9 × 9 TRIDENT switch modules.
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Fig. 3. Example of TRIDENT In-sequence Mechanism.
The traffic from input ports to the IM stage, R1, is defined
as:
R1 = [λu,v] (8)
where, λu,v is the arrival rate of traffic from input u to output
v, and
u = ik + s (9)
v = jm + d (10)
where 0 ≤ u, v ≤ N − 1.
In the following analysis, we consider admissible traffic,
which is defined as:
N−1∑
u=0
λu,v ≤ 1,
N−1∑
v=0
λu,v ≤ 1 (11)
and as i.i.d. traffic.
The IM stage of TRIDENT balances the traffic load coming
from the input ports to the VIMOQs. Specifically, the permu-
tations used to configure the IMs forwards the traffic from an
input to k different CMs, and then to the VIMOQs connected
to these CMs in k consecutive time slots.
R2 is the traffic directed towards CMs and it is derived
from R1 and the permutations of IMs. The configuration of
the IM stage at time slot t that connects IP(i, s) to LI (i, r) are
represented as an N × N permutation matrix, Π(t) = [piu,v],
where r is determined from (1) and the matrix element:
piu,υ =
{
1 for any u, υ = rk + i
0 elsewhere.
The configuration of the IM stage can be represented as a
compound permutation matrix, P1, which is the sum of the
IM permutations over k time slots as follows,
P1 =
k∑
Π(t)
Because the configuration is repeated every k time slots, the
traffic load from the same input going to each VIMOQ is 1k
of the traffic load of R1. Therefore, a row of R2 is the sum
of the row elements of R1 at the non zero positions of P1,
normalized by k. This is:
R2 =
1
k
((R1 ∗ 1) ◦ P1) (12)
where 1 denotes an N × N unit matrix and ◦ denotes
element/position wise multiplication. There are k non-zero
elements in each row of R2. Here, R2 is the aggregate traffic
6in all the VIMOQs destined to all OPs. This matrix can be
further decomposed into k N × N submatrices, R2( j, d), each
of which is the aggregate traffic at VIMOQs designated for
OP( j, d).
R2 =
k∑ k−1∑
d=0
R2( j, d) (13)
where j is obtained from (10) ∀ d and d is also obtained
from (10) but for the different j. The configuration of the CM
stage at time slot t that connects Ic(r, p) to LC(r, j) may be
represented as an N × N permutation matrix, Φ(t) = [φu,v],
where j is determined from (2) and the matrix element:
φu,v =
{
1 for any u, v = j k + r
0 elsewhere.
Similarly, the switching process at the CM stage is rep-
resented by a compound permutation matrix P2, which is the
sum of k permutations used at the CM stage over k time slots.
Here,
P2 =
k−1∑
t=0
Φ(t)
The traffic destined to OP( j, d) at OM( j), R3( j, d), is:
R3( j, d) = R2( j, d) ◦ P2 (14)
The aggregate traffic at CBs of an OP for the different IPs,
R4(v), is obtained from the multiplication of R3( j, d) with a
vector of all ones, ®1, or:
R4(v) = R3( j, d) ∗ ®1 (15)
Each row of R4(v) is the aggregate traffic at the CBs from
each IP. The traffic leaving an OP, R5(v), is:
R5(v) = (®1)T ∗ R4(v) (16)
Therefore, R5(v) is the sum of the traffic leaving OP(v).
The following example shows the operations performed on
traffic coming to a 4×4 (k = 2) TRIDENT switch. Let the
input traffic matrix be
R1 =

λ0,0 λ0,1 λ0,2 λ0,3
λ1,0 λ1,1 λ1,2 λ1,3
λ2,0 λ2,1 λ2,2 λ2,3
λ3,0 λ3,1 λ3,2 λ3,3

Then, R2 is generated from the arriving traffic and the config-
uration of IM. The compound permutation matrix for the IM
stage for this switch is:
P1 =

1 0 1 0
1 0 1 0
0 1 0 1
0 1 0 1

Using (12), we get
R2 = 1/2

∑3
i=0 λ0i 0
∑3
i=0 λ0i 0∑3
i=0 λ1i 0
∑3
i=0 λ1i 0
0
∑3
i=0 λ2i 0
∑3
i=0 λ2i
0
∑3
i=0 λ3i 0
∑3
i=0 λ3i

From (13), the traffic matrix at VIMOQs destined for the
different OMs are:
R2(0) = 12

λ0,0 + λ0,1 0 λ0,0 + λ0,1 0
λ1,0 + λ1,1 0 λ1,0 + λ1,1 0
0 λ2,0 + λ2,1 0 λ2,0 + λ2,1
0 λ3,0 + λ3,1 0 λ3,0 + λ3,1

R2(1) = 12

λ0,2 + λ0,3 0 λ0,2 + λ0,3 0
λ1,2 + λ1,3 0 λ1,2 + λ1,3 0
0 λ2,2 + λ2,3 0 λ2,2 + λ2,3
0 λ3,2 + λ3,3 0 λ3,2 + λ3,3

The rows of R2(v) represent the traffic from IPs, and the
columns represent VIMOQ(r, i, j, d) at IC(r, p). The com-
pound permutation matrix for the CM stage for this switch
is:
P2 =

1 0 1 0
1 0 1 0
0 1 0 1
0 1 0 1

From (14), the traffic forwarded to an OP is:
R3(0, 0) = 12

λ0,0 0 λ0,0 0
λ1,0 0 λ1,0 0
0 λ2,0 0 λ2,0
0 λ3,0 0 λ3,0

R3(0, 1) = 12

λ0,1 0 λ0,1 0
λ1,1 0 λ1,1 0
0 λ2,1 λ2,1
0 λ3,1 0 λ3,1

R3(1, 0) = 12

λ0,2 0 λ0,2 0
λ1,2 0 λ1,2 0
0 λ2,2 0 λ2,2
0 λ3,2 0 λ3,2

R3(1, 1) = 12

λ0,3 0 λ0,3 0
λ1,3 0 λ1,3 0
0 λ2,3 0 λ2,3
0 λ3,3 0 λ3,3

The rows of R3( j, d) represent the traffic from VIMOQ(r, i, j)
at IC(r, p) and the columns represent LC(r, j).
The traffic forwarded from CBs allocated for the different IPs
to the corresponding OP is obtained from (15): R4(0) =

λ0,0
λ1,0
λ2,0
λ3,0
 ,
R4(1) =

λ0,1
λ1,1
λ2,1
λ3,1

R4(2) =

λ0,2
λ1,2
λ2,2
λ3,2
 , R4(3) =

λ0,3
λ1,3
λ2,3
λ3,3

The rows of R4(v) represent the traffic from IP(i, s). Using
(16), we obtain the sum of the traffic leaving the OP, or:
R5(0) = ∑3i=0 λi0, R5(1) = ∑3i=0 λi1, R5(2) = ∑3i=0 λi2,
R5(3) = ∑3i=0 λi3
7As raised from the example, one may wonder if TRIDENT
achieves 100% throughput. This property of TRIDENT is
discussed as follows:
From R4(0) to R4(3) above, we can deduce that R4 is equal
to the input traffic R1, or, in general:
R4(v) = R1(v) ∀ v (17)
Also, because R2 and R4(v) meet the admissibility condition
in (11), and R5(v) does not exceed the traffic rate for any
OP(v), the aggregated traffic loads at each VIMOQ, CB, and
OP do not exceed the capacity of each output link. From the
admissibility of R2 and R4(v), and (17), we can infer that the
input traffic is fully forwarded to the output ports.
As discussed in Section II-B, an output arbiter selects a
flow in a round-robin fashion and a cell of that flow based
on the arrival order. If a cell of a flow is not selected, the
OP arbiter moves to the next flow. This arbitration scheme
ensures fairness and that the cells forwarded to the OP are
also forwarded out of the OP. Hence, from R5(0) to R5(3), we
can infer that R5(v) is equal to R4(v), or:
R5(v) = (®1)T ∗ R4(v) ∀ v (18)
From (17) and (18), we can conclude that TRIDENT achieves
100% throughput under admissible i.i.d. traffic. We present
the proof in Section IV.
IV. 100% Throughput
In this section we prove that TRIDENT achieves 100%
throughput by using the analysis under admissible i.i.d traffic.
Theorem 1: TRIDENT achieves 100% throughput under
admissible i.i.d traffic.
Proof: Here, we proof that TRIDENT achieves 100% through-
put. This is achieved by showing that VIMOQs and CBs
are weakly stable under i.i.d. traffic. Because a stable switch
achieves 100% throughput under admissible i.i.d traffic [32].
A switch is considered stable under a traffic distribution if
the queue length is bounded. The queues are considered to
be weakly stable if the queue occupancy drift from its initial
state is finite  ∀ t as limt→∞. Let us represent the queue
occupancy of VIMOQs at time slot t, Nµ(t) as:
Nµ(t) = Nµ(t − 1) + Aµ(t) − Dµ(t) (19)
where Aµ(t) is the aggregate traffic arrival matrix at time slot t
to VIMOQs and Dµ(t) is the service rate matrix of VIMOQs
at time slot t. Solving (19) with an initial condition Nµ(0),
recursively yields:
Nµ(t) = Nµ(0) +
t∑
γ=0
Aµ(γ) −
t∑
γ=0
Dµ(γ) (20)
Because a VIMOQ is serviced at least once every N time slots,
the service rate of a VIMOQ at a CM for OP(v) at time slot
t, dµv (t) is:
dµv (t) =
1
N
∀ µ and v
Then, the service matrix of VIMOQs is:
Dµ(t) = [dµv (t)] (21)
and representing R2 as the aggregate traffic arrival to VIMOQs
or:
R2 =
t∑
γ=0
A2(γ) (22)
Substituting (21) and (22) into (20) gives:
Nµ(t) = Nµ(0) + R2 − 1N P1 (23)
R2 − 1N P1 ≤  < ∞ (24)
We recall from section III.A that R2 is admissible, and by
substituting P1 and R2 into (24), shows that  is finite. We can
conclude from (23) and (24), that the occupancy of VIMOQ
is weakly stable. 
We now prove the stability of CBs. The queue occupancy
matrix of CBs at time slot t can be represented as:
Nc(t) = Nc(t − 1) + Ac(t) − Dc(t) (25)
where Ac(t) is the aggregate traffic arrival matrix at time slot
t to CBs, and Dc(t) is the service rate matrix of CBs at time
slot t. Solving (25) recursively as before yields:
Nc(t) = Nc(0) +
t∑
γ=0
Ac(γ) −
t∑
γ=0
Dc(γ) (26)
Because a CB is serviced at least once every Nk time slots.
The service rate of the CB at OP(v) at time slot t, dcv (t) is:
1
Nk
≤ dcv (t) ≤ 1
and service matrix of CBs is:
Dc(t) = [dcv (t)] (27)
The aggregate traffic arrival to CBs, R4, or:
R4 =
t∑
γ=0
Ac(γ) (28)
Let us assume the worst case scenario, where the CB is service
only once in Nk timeslots or dcv (t) = 1Nk ∀ v in (27).
Substituting (27) and (28) into (26) gives:
Nc(t) = Nc(0) + R4 − 1Nk ∗
®1 (29)
where
R4 − 1Nk ∗
®1 ≤  < ∞ (30)
Because R4 is admissible, as discussed in Section III.A,
substituting R4 into (30) shows that  is finite. We can
conclude from (29) and (30), that the occupancy of CB is
also weakly stable.

This completes the proof of Theorem 1.

8V. Analysis of In-Sequence Service
In this section, we demonstrate that the TRIDENT switch
forwards cells in sequence to the OPs through the proposed
in-sequence forwarding mechanism. Table VI lists the terms
used in the in-sequence analysis of the proposed TRIDENT
switch. Here, cy,τ(i, s, j, d) denotes the τth cell of traffic flow
y, which comprises cells going from IP(i, s) to OP( j, d).
In addition, tay,τ denotes the arrival time of cy,τ , and qVy,τ
and qCy,τ denote the queuing delays experienced by cy,τ at
VIMOQ(r, i, j, d) and CB(r, j, d, i, s), respectively. The depar-
ture times of cy,τ from the corresponding VIMOQ and CB
are denoted as dVy,τ and dCy,τ , respectively. We consider
admissible traffic in this analysis.
Here, we claim that TRIDENT forwards cells in sequence
to the output ports, through the following theorem.
Theorem 2: For any two cells cy,τ(i, s, j, d) and
cy,τ′(i, s, j, d), where τ < τ′, cy,τ(i, s, j, d) departs the
destined output port before cy,τ′(i, s, j, d).
TABLE VI
Notations for in-sequence analysis.
cy,τ The τth cell of flow y from IP(i, s) to OP(j, d).
tay,τ Arrival time of cy,τ at IP(i, s).
NVy,τ The number of cells at VIMOQ(r, i, j, d) upon the arrival
of cy,τ .
qHy,τ The residual queuing delay of the HoL cell at
VIMOQ(r, i, j, d) upon the arrival of cy,τ .
qVy,τ Queuing delay of cy,τ at VIMOQ(r, i, j, d).
dVy,τ Departure time of cy,τ from VIMOQ(r, i, j, d) at IC (r, p).
NCy,τ The number of cells at CB(r, j, d, i, s) upon the arrival of
cy,τ .
qCy,τ Queuing delay of cy,τ at CB(r, j, d, i, s) of OP(j, d).
dCy,τ Departure time of cy,τ from CB(r, j, d, i, s).
Lemma 1: For any flow traversing the TRIDENT switch,
an older cell is always placed ahead of a younger cell from
the same flow in the same crosspoint buffer.
Proof: From the architecture and configuration of the switch
an IP connects to a CM once every k time slots. If a younger
cell arrives at the OM before an older cell then the younger
cell was forwarded through a different CM from the one the
older cell was buffered. Also, two cells of the same flow may
be queued in the same CB if and only if the younger cell
arrived at the VIMOQ k time slots later than the older cell,
and therefore, the younger cell would be lined up in a queue
position behind the position of the older cell.

Lemma 2: For any number of flows traversing the TRI-
DENT switch, cells from the same flow are cleared from the
OP in the same order they arrived at the IP.
Proof: Let us consider a traffic scenario where multiple
flows are traversing the switch. We focus on one flow with
cells arriving back to back. Let us also consider as an initial
condition that all CBs are empty, and the VIMOQ to where the
first cell of the flow is being sent has backlogged cells (from
other flows) while other VIMOQs to where the subsequent
cells of the same flow are sent are empty. This scenario would
have the largest probability to delay the first cell of the flow
and, therefore; to forward the subsequent cells of the flow out
of sequence. Also, let us consider that the flow pointer at the
output ports initially points to the cell arrival order Lyθ , where
y is the flow id and θ is the cell’s order of arrival.
Also, let us assume that the cells arrive at LI (i, r) one or
more time slots before the configuration of the CM allows
forwarding a cell to its destined OM. Thus, a cell may depart in
the following or a few time slots after its arrival. This cell then
may wait up to k −1 time slots for a favorable interconnection
to take place at the CM before being forwarded to the destined
OM. In the remainder of the discussion, we show that the
arriving cells are forwarded to the destination OP in the same
order they arrive in the IP.
Given flow y, the arrival time of the first cell cy,τ is:
tay,τ = tx (31)
Upon arriving in the IP, cy,τ is tagged with Ly0 and forwarded
to the VIMOQ. Based on the backlog condition, cy,τ is placed
behind γ cells from other flows upon arriving at the VIMOQ.
Therefore, the VIMOQ occupancy, NVy,τ , is:
NVy,τ = γ (32)
Using (32) the queuing delay of cy,τ at the VIMOQ is:
qVy,τ = qHy,τ + (γ − 1)k + k (33)
where qHy,τ is the time it takes the HoL cell to depart the
VIMOQ and (γ−1)k is the delay generated by the other (γ−1)
cells ahead of cy,τ in the VIMOQ. The extra k time slots are
the delay cy,τ experiences as it waits for the configuration
pattern to repeat after the last cell ahead of it is forwarded to
the OM.
Using (31) and (33), the departure time of cy,τ from the
VIMOQ is:
dVy,τ = tay,τ + qHy,τ + γk (34)
When cy,τ arrives at the output module it is stored at the
corresponding output buffer before being forwarded to the
output port.
Let us now consider the next arriving cell from flow y,
cy,τ+θ , where 0 < θ < k. The time of arrival of cy,τ+θ is:
tay,τ+θ = tx + θ (35)
Upon arrival, cy,τ+θ would have Lyθ appended to it and
forwarded to the VIMOQ. Based on the traffic scenario, cy,τ+θ
would be forwarded to an empty VIMOQ. The queuing delay
at the VIMOQ for cy,τ+θ is:
qVy,τ+θ = β (36)
where β is the number of time slots before the configuration
pattern enables forwarding cy,τ+θ to the destined OM. Using
(34), (35), and (36), the departure time of cy,τ+θ from the
VIMOQ is:
dVy,τ+θ = tx + θ + β (37)
9At the output port, the pointers all initially pointed to
Ly0 based on the initial condition. Therefore, irrespective of
dVy,τ+θ < dVy,τ , for θ + β < qHy,τ + γk, cy,τ+θ remains stored
at the output buffer until cy,τ is cleared from the output port,
because the pointer points to Ly0. Because CBs are empty as
initial condition, the CB occupancy, NCy,τ , upon cy,τ arrival
is:
NCy,τ = 0 (38)
and the occupancy of the CB, NCy,τ+θ , upon cy,τ+θ arrival is
NCy,τ+θ = 0 (39)
Using (38), the queuing delay, qCy,τ , at the CB for cy,τ is:
qCy,τ = 0 (40)
From (34), (37), and (39), the queuing delay, qCy,τ+θ , at the
CB for cy,τ+θ is:
qCy,τ+θ = qHy,τ + γk − β (41)
From (31), (34), and (40), the departure time of cy,τ from the
OP, dCy,τ , is:
dCy,τ = tx + 1 + qHy,τ + γk (42)
From (35), (37), and (41), the departure time of cy,τ+θ from
the OP, dCy,τ+θ , is:
dCy,τ+θ = tx + 1 + θ + qHy,τ + γk (43)
Using (42) and (43),
dCy,τ+θ − dCy,τ = θ (44)
The difference between the departure times of any two cells
of a flow from the CB is a function of θ, which is the arrival
time difference between any two cells. Therefore, cells of a
flow are forwarded to the OP in the same order they arrived.

This completes the proof of Theorem 2.

VI. Performance Analysis
We evaluated the performance of TRIDENT through com-
puter simulation under uniform traffic model and com-
pared with that of an output-queued (OQ), Space-Memory-
Memory (SMM), and a Memory-Memory-Memory Clos-
network (MMM) switch. We also evaluated the performance
of TRIDENT through computer simulation under nonuniform
traffic model and compared with that of an output-queued
(OQ), space-Memory-Memory (SMM), Memory-Memory-
Memory Clos-network (MMM), and MMM switch with ex-
tended memory (MMeM) switches. The SMM switch uses
desynchronized static round robin at IMs and select celss
from the buffers at CMs and OMs. The MMM switch se-
lects cells from the buffers in the previous stage modules
using forwarding arbitration schemes and is prone to serving
cells out of sequence. Considering that most load-balancing
switches based on Clos networks deliver low performance, we
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Fig. 4. Average queueing delay under uniform traffic for N=64.
select these switches for comparison because they achieve the
highest performance among Clos-network switches, despite
been categorized as different architectures. We considered
switches with size N = {64, 256}. For performance analysis,
queues are assumed long to avoid cell losses and to identify
average cell delay.
Table VII shows a comparison between the architectures of
OQ, SMM, MMM, MMeM , and TRIDENT.
A. Uniform Traffic
Uniform distribution is mostly considered to be benign and
the average rate for each output port λi,s, j,d = 1N . where
IP(i, s) is the source IP and OP( j, d) is the destination OP.
Hence, a packet arriving at the IP has an equal probability of
being destined to any OP. Figures 4 and 5 show the average
under uniform traffic with Bernoulli arrivals for N = 64
and N = 256, respectively. The finite and moderate average
queuing delay indicated by the results shows that TRIDENT
achieves 100% throughput under this traffic pattern. This
throughput is the result of the efficient load-balancing process
in the IM stage. However, such high performance is expected
for uniformly distributed input traffic.
TRIDENT switch experiences a slightly higher average
delay than the OQ switch. This delay is the result of cells
being queued in the VIMOQs until a configuration occurs
that enables forwarding the cells to their destined output
modules. Due to the amount of memory required by MMeM to
implement the extended set of queues, our simulator can only
simulate small MMeM switches for queueing analysis, so we
simulated the switches under this traffic pattern for N = 64.
This figure also shows that TRIDENT achieves a lower average
delay than the MMM switch.
Uniform bursty traffic is modeled as an ON-OFF Markov
modulated process, with an average duration of the ON period
set as the average burst length, l, with l = {10, 30} cells.
Figures 6 and 7 show the average delay under uniform traffic
with bursty arrivals for average burst length of 10 and 30
cells, respectively. The results show that TRIDENT achieves
100% throughput under bursty uniform traffic and it is not
affected by the burst length, while the MMM switch has a
throughput of 0.8 and 0.75 for an average burst length of 10
and 30 cells, respectively. Therefore, TRIDENT achieves a
performance closer to that of the OQ switch.
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TABLE VII
Switches used in performance comparison to TRIDENT.
Architecture OQ SMM MMM MMeM TRIDENT
Scalability Non scalable Scalable Scalable Scalable Scalable
Packet order preserved Yes No No No Yes
Speedup N 1 1 1 1
Configuration scheme N/A Desynchronized static
round robin at IM and
select cells from the
buffers at CMs and OMs
Select cells from buffers
in the previous stage mod-
ules
Select cells from the
buffers in the previous
stage modules
Prederministic and peri-
odic
On-line complexity for crossbar connections O(1) O(N) O(N) O(N) O(1)
Internal blocking Non blocking Blocking Blocking Non blocking Non blocking
Total number of VOQs per IM N/A Nn Nn Nn 0
Total number of Virtual central module queues per IM N/A 0 mn nN 0
Total number of virtual output (module or port) queues per CM N/A k2 k2 mN kN
Total number of queues per OM N/A mn mn nN N2k
Total number of queues per OP N 0 0 0 0
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The uniform distribution of the traffic and the load-
balancing stage helps to attain this low queueing delay and
high throughput. Figures 4, 5, 6, and 7 show that the queueing
delay difference between TRIDENT and the OQ switch is not
significant. Figures 4, 5, 6, and 7 also show that TRIDENT
outperforms the SMM switch for all tested traffic patterns at
high input load. Because the SMM switch uses load-balancing
at the bufferless IMs which enables it to attain high perfor-
mance similar to TRIDENT at low input load, but at high input
load the configuration complexity at CMs and OMs affects its
performance. In addition to the high configuration complexity
required for the SMM switch as compared to TRIDENT, it
also forwards cells out-of-sequence while TRIDENT forwards
cells in-sequence. These figures also show that the effective
load balancing reduces the average delay and also eliminates
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Fig. 7. Average queuing delay under uniform bursty traffic with average burst
length l=30.
the offset in delay for a light load.
B. Nonuniform traffic
We also evaluated the performance of TRIDENT, MMM,
MMeM, and OQ switches under nonuniform traffic. We
adopted the unbalanced traffic model [31], [33] as a nonuni-
form traffic pattern. The nonuniform traffic can be modeled us-
ing an unbalanced probability ω to indicate the load variances
for different flows. Consider input port IP(i, s) and output port
OP( j, d) of the TRIDENT switch, the traffic load is determined
by
ρi,s, j,d =

ρ(ω + 1 − ω
N
), if i = j and s = d,
ρ
1 − ω
N
, otherwise
(45)
where ρ is the input load for input IP(i, s) and ω is the unbal-
anced probability. When ω=0, the input traffic is uniformly
distributed and when ω=1, the input traffic is completely
directional; traffic from IP(i, s) is destined for OP( j, d).
Figure 8 shows the throughput of TRIDENT, SMM, MMM,
and MMeM switches. The figure shows that TRIDENT switch
attains 100% throughput under this traffic pattern for all values
of ω, matching the performance of SMM and MMeM and
outperforming that of MMM. These three buffered switches
are known to achieve high throughput at the expense of out-
of-sequence forwarding.
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We also tested the average queueing delay of TRIDENT
under this nonuniform traffic. It has been shown that many
switches do not achieve high throughput when ω is around 0.6
[33]. Therefore, we measured the average delay of TRIDENT
under this unbalanced probability, as Figures 9 and 10 show
for N = 64 and N = 256, respectively, and compared it
with MMM, SMM, MMeM, and OQ switches. One should
note that due to the limited scalability of MMM and MMeM,
the comparison of TRIDENT for N = 256 under this traffic
conditions only includes SMM and OQ switches. Figure 10
shows that the delay of TRIDENT is lower than the delay
achieved by SMM under high input loads.
As Figure 9 for N = 64 shows, the average delay of
TRIDENT is lower than the delay achieved by SMM, MMM,
and MMeM under high input loads while also achieving a
comparable delay of an OQ switch. The small performance
difference between TRIDENT and OQ is similar for N = 256,
as Figure 10 shows. These results are achieved because the
load-balancing stage of TRIDENT distributes the traffic uni-
formly throughout the switch. Therefore, the queuing delay is
similar to that observed under uniform traffic. These results
also show that high switching performance of TRIDENT is
not affected by the in-sequence mechanism of the switch and
the load-balancing effect is more noticeable under nonuniform
traffic.
In addition to the analysis in II-C, we also tested the
impact of the CB size through computer simulations. Where
we tested and measured the average delay under unbalanced
traffic and throughput under hot-spot per port traffic models,
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Fig. 10. Average queuing delay under unbalanced traffic with w = 0.6 for
N=256.
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Fig. 11. Average queuing delay under unbalanced traffic with w = 0.6 for
N=256.
for three TRIDENT switches with CB sizes of k2, N2, and ∞,
respectively. Figure 11 shows that the size of the crosspoint
buffer does not impact the switch performance. The TRIDENT
switches, each with different crosspoint buffer size, attains
100% throughput for hotpsot per port traffic model. Which
also indicates that the size of the CB does not impact the
performance of the switch as shown in the analysis above.
where TRIDENT short-queue has a crosspoint buffer size of
k2, TRIDENT short-queue has a crosspoint size of N2, and
TRIDENT infinite-queue has an infinite crosspoint buffer size.
VII. Conclusions
We have introduced a three-stage load-balancing packet
switch that has virtual output module queues between the
input and central stages, and a low-complexity scheme for
configuration and forwarding cells in sequence for this switch.
We call this switch TRIDENT. To effectively perform load bal-
ancing TRIDENT has virtual output module queues between
the IM and CM stages. Here, IMs and CMs are bufferless
modules, while the OMs are buffered ones. All the bufferless
modules of TRIDENT follow a predetermined configuration
while the OM selects the cell of a flow to be forwarded to an
output port based on the cell’s arrival order and uses round-
robin scheduling to select the flow to be served. Because of
the buffers at crosspoints of OMs, the switch rescinds port
matching, and the configuration complexity of the switch is
minimum, making it comparable to that of MMM switches.
We introduce an in-sequence mechanism that operates at
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the outputs based on arrival order inserted at the inputs of
TRIDENT to avoid out-of-sequence forwarding caused by the
central buffers. We modeled and analyzed the operations of
each of the stages and how they affect the incoming traffic to
obtain the loads seen by the output ports. We show that for
admissible independent and identically distributed traffic, the
switch achieves 100% throughput. This high performance is
achieved without resorting to speedup nor switch expansion. In
addition, we analyzed the operation of the forwarding mech-
anism and demonstrated that it forwards cells in sequence.
We showed, through computer simulation, that for all tested
traffic, the switch achieves 100% throughput for uniform and
nonuniform traffic distributions.
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